Files
u-boot/arch
Eric Nelson b33f74ead4 mx6: ddr: allow 32 cycles for DQS gating calibration
The DDR calibration code is only setting flag DG_CMP_CYC (DQS gating sample
cycle) for the first PHY.

Set the 32-cycle flag for both PHYs and clear when done so the MPDGCTRL0
output value isn't polluted with calibration artifacts.

Signed-off-by: Eric Nelson <eric@nelint.com>
Reviewed-by: Marek Vasut <marex@denx.de>
2016-11-29 16:39:58 +01:00
..
2016-10-19 09:01:53 +02:00
2016-10-19 09:01:53 +02:00
2016-10-19 09:01:53 +02:00
2016-10-31 10:13:17 -04:00
2016-09-29 15:38:10 +08:00
2016-10-19 09:01:53 +02:00
2016-10-19 09:01:53 +02:00
2016-10-27 20:33:56 -04:00
2016-10-19 09:01:53 +02:00
2016-10-19 09:01:53 +02:00