Files
u-boot/include/configs
Prabhakar Kushwaha 562de1d6da board/t1040qds: Relax IFC FPGA timings
Current IFC-FPGA TCH(Chip Select hold time with respect to WE deassertion)
is 0 i.e. 0 ns hold time on writes. This may not work on higher clock
freqencies.

So, Increase TCH as 0x8 i.e. 8 ip_clk.

Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
2014-01-02 14:10:13 -08:00
..
2013-10-17 09:44:20 +02:00
2013-12-09 13:21:49 +01:00
2013-11-04 11:02:14 -05:00
2013-12-03 09:45:37 +09:00
2013-11-04 11:02:14 -05:00
2013-07-31 11:30:38 +02:00
2013-12-04 08:12:09 -05:00
2013-12-09 13:21:47 +01:00
2013-12-09 13:21:47 +01:00
2013-12-09 13:21:47 +01:00
2013-11-04 11:09:34 -05:00
2013-09-10 19:12:55 +02:00