Files
u-boot/include/configs
York Sun b5b06fb7b0 powerpc/b4860qds: Added Support for B4860QDS
B4860QDS is a high-performance computing evaluation, development and
test platform supporting the B4860 QorIQ Power Architecture processor.

B4860QDS Overview
------------------
- DDRC1: Ten separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s,
  ECC, 4 GB of memory in two ranks of 2 GB.
- DDRC2: Five separate DDR3 parts of 16-bit to support 72-bit (ECC) at 1866MT/s,  ECC, 2 GB of memory. Single rank.
- SerDes 1 multiplexing: Two Vitesse (transmit and receive path) cross-point
  16x16 switch VSC3316
- SerDes 2 multiplexing: Two Vitesse (transmit and receive path) cross-point
  8x8 switch VSC3308
- USB 2.0 ULPI PHY USB3315 by SMSC supports USB port in host mode.
- B4860 UART port is available over USB-to-UART translator USB2SER or over
  RS232 flat cable.
- A Vitesse dual SGMII phy VSC8662 links the B4860 SGMII lines to 2xRJ-45 copper
  connectors for Stand-alone mode and to the 1000Base-X over AMC MicroTCA
  connector ports 0 and 2 for AMC mode.
- The B4860 configuration may be loaded from nine bits coded reset
  configuration reset source. The RCW source is set by appropriate
  DIP-switches:
- 16-bit NOR Flash / PROMJet
- QIXIS 8-bit NOR Flash Emulator
- 8-bit NAND Flash
- 24-bit SPI Flash
- Long address I2C EEPROM
- Available debug interfaces are:
	- On-board eCWTAP controller with ETH and USB I/F
	- JTAG/COP 16-pin header for any external TAP controller
	- External JTAG source over AMC to support B2B configuration
	- 70-pin Aurora debug connector
- QIXIS (FPGA) logic:
	- 2 KB internal memory space including
- IDT840NT4 clock synthesizer provides B4860 essential clocks : SYSCLK,
  DDRCLK1, 2 and RTCCLK.
- Two 8T49N222A SerDes ref clock devices support two SerDes port clocks
  - total four refclk, including CPRI clock scheme

Signed-off-by: York Sun <yorksun@freescale.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar@freescale.com>
Signed-off-by: Shaveta Leekha <shaveta@freescale.com>
Signed-off-by: Priyanka Jain <Priyanka.Jain@freescale.com>
Signed-off-by: Poonam Aggrwal <poonam.aggrwal@freescale.com>
Signed-off-by: Roy Zang <tie-fei.zang@freescale.com>
Signed-off-by: Sandeep Singh <Sandeep@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2013-01-30 11:25:11 -06:00
..
2012-12-05 17:31:23 +01:00
2012-01-26 16:09:06 -06:00
2011-10-05 22:22:16 +02:00
2012-10-17 07:59:08 -07:00
2012-01-26 16:09:06 -06:00
2012-02-12 15:03:25 -05:00
2012-02-03 20:44:54 -05:00
2012-12-26 10:36:25 -08:00
2012-10-17 07:59:08 -07:00
2011-10-27 21:56:37 +02:00
2010-11-26 21:12:52 +01:00
2012-05-15 08:31:21 +02:00
2012-11-28 11:40:03 -08:00
2012-12-17 15:38:14 +01:00
2012-12-07 08:47:52 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-04-19 22:01:13 +02:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-03 16:43:12 +05:30
2013-01-09 04:12:11 +05:30
2012-10-17 07:59:08 -07:00
2012-04-19 22:01:13 +02:00
2012-10-17 07:59:08 -07:00
2012-10-23 15:23:25 -05:00
2013-01-05 18:04:47 +01:00
2012-10-23 08:33:17 -07:00
2012-10-23 08:33:17 -07:00
2012-10-17 07:59:08 -07:00
2012-11-10 19:45:58 +08:00
2012-10-17 07:59:08 -07:00
2012-10-23 08:33:17 -07:00
2012-11-10 19:45:58 +08:00
2012-02-12 15:03:25 -05:00
2013-01-13 11:39:57 +01:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-23 15:23:26 -05:00
2012-10-17 07:59:08 -07:00
2012-10-22 15:52:46 -05:00
2012-07-07 14:07:33 +02:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00
2012-10-17 07:59:08 -07:00