Files
u-boot/drivers
Jagan Teki aefc0b7a60 clk: sunxi: h3: Implement EPHY CLK and RESET
EPHY CLK and RESET is available in Allwinner H3 EMAC
via mdio-mux node of internal PHY. Add the respective
clock and reset reg and bits.

Cc: Joe Hershberger <joe.hershberger@ni.com>
Signed-off-by: Jagan Teki <jagan@amarulasolutions.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
2019-03-09 13:16:35 +05:30
..
2018-12-06 14:38:03 -08:00
2019-01-15 15:28:53 -05:00
2019-02-27 09:12:33 +08:00
2018-12-19 15:23:00 +01:00
2019-02-25 16:07:36 +01:00
2019-02-27 09:12:33 +08:00
2019-02-20 15:27:08 +08:00
2018-12-06 14:37:51 -08:00
2019-01-18 22:19:08 +05:30
2018-07-19 16:31:38 -04:00
2019-02-20 15:27:11 +08:00
2018-11-29 09:30:06 -07:00