Files
u-boot/drivers
Stefan Mätje a6e562fe36 Fix wrong QSPI clock calculation for AM4372
On AM4372 the SPI_GCLK input gets its clock from the PRCM module which
divides the PER_CLKOUTM2 frequency (192MHz) by a fixed factor of 4.
See AM437x Reference Manual in section 27 QSPI >> 27.2 Integration.

The QSPI_FCLK therefore needs to take this factor into account and
becomes (192000000 / 4).

Signed-off-by: Stefan Mätje <stefan.maetje@esd.eu>
2022-01-16 08:31:03 -05:00
..
2021-12-20 17:12:04 -05:00
2022-01-13 07:57:49 -05:00
2021-09-25 09:46:15 -06:00
2021-10-05 08:50:15 -04:00
2021-11-07 18:36:56 +01:00
2022-01-13 07:57:49 -05:00
2021-12-27 08:41:38 -05:00
2021-12-05 09:26:26 -07:00
2021-10-31 08:46:44 -04:00
2022-01-13 07:57:49 -05:00
2022-01-13 07:57:49 -05:00
2022-01-13 07:57:49 -05:00
2021-11-09 11:57:22 +09:00
2022-01-13 07:57:49 -05:00
2021-09-04 12:26:02 -04:00
2022-01-13 09:13:41 -07:00
2021-11-30 14:11:05 +02:00
2021-09-13 18:23:13 -04:00
2021-10-01 21:08:18 -04:00
2021-10-31 08:46:44 -04:00
2021-10-31 08:46:44 -04:00