Files
u-boot/board
Fabio Estevam a307760ab4 mx6sabresd: Simplify the Ethernet PHY configuration
As per the AR8031 datasheet:

"For a reliable power on reset, suggest to keep asserting the reset
low long enough (10ms) to ensure the clock is stable and clock-to-reset
1ms requirement is satisfied."

So do as suggested and also add a 100us delay after deasserting the
reset line to guarantee that the PHY ID can be read correctly and the
Atheros 8031 PHY driver can be loaded automatically.

This results in a simpler code.

Signed-off-by: Fabio Estevam <fabio.estevam@nxp.com>
Acked-by: Joe Hershberger <joe.hershberger@ni.com>
2016-01-07 17:47:12 +01:00
..
2015-09-11 17:12:57 -04:00
2015-11-05 08:24:42 +01:00
2015-11-12 17:38:08 +01:00
2015-09-11 14:59:16 -04:00
2015-09-28 10:48:23 -04:00
2015-08-05 08:44:06 -06:00
2015-12-09 17:44:56 +08:00
2015-09-07 13:41:04 +02:00
2015-01-29 13:11:02 +01:00
2015-11-21 21:50:17 -05:00
2015-11-21 21:50:17 -05:00
2015-11-21 21:50:17 -05:00
2015-11-12 09:21:07 -07:00
2015-11-21 21:50:17 -05:00
2015-11-21 21:50:17 -05:00
2015-12-12 15:56:08 -05:00
2015-11-21 21:50:17 -05:00