Files
u-boot/drivers
Philipp Tomsich a00dfa042d rockchip: clk: rk3368: implement DPLL (DRAM PLL) support
To implement a TPL stage (incl. its DRAM controller setup) for the
RK3368, we'll want to configure the DPLL (DRAM PLL).

This commit implements setting the DPLL (CLK_DDR) and provides PLL
configuration details for the common DRAM operating speeds found on
RK3368 boards.

Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
2017-08-13 17:12:32 +02:00
..
2017-06-01 07:03:13 -06:00
2017-08-01 15:38:32 -04:00
2017-07-03 17:35:28 -04:00
2017-05-22 12:38:15 -04:00
2017-08-12 09:18:47 -04:00
2017-07-28 23:34:44 +02:00
2017-07-28 12:02:47 -06:00
2017-06-01 19:56:54 -07:00
2017-07-28 23:34:07 +02:00
2017-06-01 07:03:10 -06:00
2017-06-01 07:03:01 -06:00
2017-05-18 11:23:31 +02:00
2017-06-01 07:03:01 -06:00