Files
u-boot/include
Ashish Kumar 63b2316c5c fsl-layerscape: Consolidate registers space defination for CCI-400 bus
CoreLink Cache Coherent Interconnect (CCI) provides full cache
coherency between two clusters of multi-core CPUs and I/O coherency
for devices and I/O masters.

This patch add new config option SYS_FSL_HAS_CCI400 and moves
existing register space definaton of CCI-400 bus to fsl_immap to be
shared. CONFIG_SYS_CCI400_ADDR is replaced with SYS_CCI400_OFFSET
in Kconfig.

Signed-off-by: Ashish Kumar <Ashish.Kumar@nxp.com>
Signed-off-by: Prabhakar Kushwaha <prabhakar.kushwaha@nxp.com>
[YS: revised commit message, squashed patches for armv8 and armv7]
Reviewed-by: York Sun <york.sun@nxp.com>
2017-09-11 07:55:36 -07:00
..
2017-07-03 17:35:28 -04:00
2017-08-14 12:47:32 -05:00
2017-08-22 09:56:09 +02:00
2016-12-03 13:21:21 -05:00
2017-02-07 10:54:32 -06:00
2017-02-08 15:56:28 -05:00
2017-06-05 11:02:29 -04:00
2017-08-16 08:22:18 -04:00
2017-05-11 22:21:27 -04:00
2017-07-28 23:34:39 +02:00
2017-04-13 09:41:10 -04:00
2017-08-17 16:59:55 +09:00
2017-05-15 20:32:12 +02:00
2017-08-16 08:30:24 -04:00
2017-06-03 17:55:34 -04:00
2017-06-02 10:16:46 -06:00
2017-07-28 12:02:48 -06:00
2017-08-22 09:56:09 +02:00
2016-12-08 10:36:22 -06:00
2017-09-03 15:30:35 -04:00
2017-07-23 09:24:47 -04:00
2017-06-12 08:37:55 -04:00
2017-04-14 19:38:57 -06:00
2017-07-11 22:41:54 -04:00
2017-07-28 12:02:47 -06:00
2017-06-12 08:37:55 -04:00
2017-07-03 17:35:28 -04:00
2017-07-28 23:34:07 +02:00
2017-04-10 10:02:03 +08:00
2017-08-17 16:59:55 +09:00
2017-08-23 10:41:58 +02:00
2017-08-16 08:22:18 -04:00
2017-06-01 07:03:16 -06:00
2017-04-12 13:28:27 -04:00
2017-08-24 11:00:47 +08:00