Files
u-boot/drivers
Michal Simek 58afff43e3 clk: zynq: Show watchdog clock rate properly
watchdog clock is also connected to cpu 1X clocksource.

Zynq> clk dump
...

Before:
      swdt          4294967290
After:
      swdt           111111110

Signed-off-by: Michal Simek <michal.simek@xilinx.com>
2018-03-23 09:34:43 +01:00
..
2018-02-13 23:24:22 -05:00
2018-03-21 23:23:13 +01:00
2018-02-18 15:53:48 -07:00
2018-02-21 20:28:15 +01:00
2018-03-14 13:27:14 -04:00
2018-03-21 23:23:13 +01:00
2018-03-13 18:12:35 +01:00
2018-03-19 16:14:21 -04:00
2018-02-04 12:00:58 +01:00
2018-03-15 08:27:27 -04:00
2018-03-09 09:23:10 -05:00
2018-03-22 15:05:31 -05:00
2018-03-19 16:14:20 -04:00