Files
u-boot/drivers
York Sun 5605dc6135 drivers/ddr/fsl: Fix timing_cfg_2 register
Commit 34e026f9 added one extra bit to wr_lat for timing_cfg_2, but
with wrong bit position. It is bit 13 in big-endian, or left shift
18 from LSB. This error hasn't had any impact because we don't have
fast enough DDR4 using the extra bit so far.

Signed-off-by: York Sun <york.sun@nxp.com>
2016-06-03 14:12:06 -07:00
..
2015-11-02 10:38:00 +09:00
2016-05-27 20:34:12 -04:00
2016-05-24 11:15:02 +02:00
2016-05-27 20:34:12 -04:00
2016-01-27 15:32:05 +01:00
2016-05-26 20:48:31 -06:00
2016-02-05 12:47:21 +08:00
2016-05-25 17:52:39 +02:00
2016-02-06 12:00:59 +01:00
2016-03-14 19:21:44 -04:00
2016-05-26 20:48:31 -06:00
2016-05-26 20:48:31 -06:00