Files
u-boot/drivers
Philipp Tomsich 434d5a00a4 rockchip: clk: rk3399: handle set_rate/get_rate for PLL_PPLL
The device-tree node for the PMU clk controller assigns to its parent
(i.e. PLL_PPLL) even though this clock currently is set up statically
by an init-function.

In order to avoid unexpected failures, a simple implementation of
set_rate (which accepts requests, but notifies the caller of the
preset frequency in its return value) and get_rate (which always
returns the preset frequency) are added.

Note that this is required for the RK808 PMIC to probe successfully on
the RK3399-Q7, following the support for the assigned-clocks property.

References: commit f4fcba5c5b ("clk: implement clk_set_defaults()")
Signed-off-by: Philipp Tomsich <philipp.tomsich@theobroma-systems.com>
Tested-by: Klaus Goger <klaus.goger@theobroma-systems.com>
2018-02-24 18:50:03 +01:00
..
2018-02-13 23:24:22 -05:00
2018-01-26 12:38:13 +01:00
2018-02-18 15:53:48 -07:00
2018-02-21 20:28:15 +01:00
2018-02-19 08:21:38 +01:00
2018-02-04 12:00:58 +01:00
2018-02-23 10:40:52 -05:00
2018-02-23 10:40:51 -05:00
2017-11-06 09:51:01 -05:00
2018-01-26 12:38:13 +01:00
2018-02-04 12:00:58 +01:00
2017-06-01 07:03:10 -06:00
2018-02-13 23:01:44 -05:00