Files
u-boot/arch
Paul Burton 372286217f MIPS: Split I & D cache line size config
Allow L1 Icache & L1 Dcache line size to be specified separately, since
there's no architectural mandate that they be the same. The
[id]cache_line_size functions are tidied up to take advantage of the
fact that the Kconfig entries are always present to simply check them
for zero rather than needing to #ifdef on their presence.

Signed-off-by: Paul Burton <paul.burton@imgtec.com>
[removed CONFIG_SYS_CACHELINE_SIZE in include/configs/pic32mzdask.h]
Signed-off-by: Daniel Schwierzeck <daniel.schwierzeck@gmail.com>
2016-05-31 09:44:24 +02:00
..
2016-05-27 20:34:12 -04:00
2016-05-27 15:39:52 -04:00
2016-05-27 15:39:53 -04:00
2016-02-06 12:00:59 +01:00
2016-05-26 20:48:31 -06:00
2016-03-22 12:16:16 -04:00