Files
u-boot/include
Sekhar Nori 264e420f36 davinci: omapl138_lcdk: fix tXSNR DDR2 timing value
As per the datasheet[1] available for DDR2 part on board
the OMAP-L138 LCDK, the tXSNR (exit self refresh to a
non-read command) is 137.5 ns. This corresponds to a
value of 20 to be written to T_XSNR register field of
OMAP-L138's DDR configuration. The DDR2 is at 150 MHz.

Fix this. The correct value also appears on the initialization
scripts (called CCS GEL files) available on TI's wiki pages[2]

[1] http://www.samsung.com/global/business/semiconductor/file/product/ds_k4t1gxx4qf_rev12-0.pdf
[2] http://processors.wiki.ti.com/index.php/L138/C6748_Development_Kit_(LCDK)#CCS_XML_.26_GEL_Files

Signed-off-by: Sekhar Nori <nsekhar@ti.com>
Reviewed-by: Tom Rini <trini@konsulko.com>
2017-06-09 11:24:01 -04:00
..
2017-06-01 07:03:12 -06:00
2016-12-03 13:21:21 -05:00
2017-02-07 10:54:32 -06:00
2017-02-08 15:56:28 -05:00
2017-06-05 11:02:29 -04:00
2016-05-25 17:52:39 +02:00
2016-05-25 17:52:39 +02:00
2016-10-19 09:01:51 +02:00
2017-05-11 22:21:27 -04:00
2017-04-13 09:41:10 -04:00
2017-05-15 20:32:12 +02:00
2016-11-14 23:24:03 +01:00
2016-05-03 17:52:11 -05:00
2017-06-03 17:55:34 -04:00
2017-06-02 10:16:46 -06:00
2017-06-01 07:03:11 -06:00
2016-12-08 10:36:22 -06:00
2017-06-01 07:03:12 -06:00
2017-04-14 19:38:57 -06:00
2016-06-19 17:05:55 -06:00
2016-08-12 11:01:22 -06:00
2017-04-05 13:52:20 -04:00
2017-05-22 12:45:27 -04:00
2017-04-10 10:02:03 +08:00
2016-08-17 10:25:35 +09:00
2017-06-01 07:03:16 -06:00
2017-05-15 10:38:09 -04:00
2017-01-21 15:12:33 -05:00
2016-05-26 20:48:31 -06:00
2016-09-26 13:24:43 -04:00
2017-04-12 13:28:27 -04:00
2016-10-12 10:56:51 +08:00
2016-10-23 18:33:48 -04:00
2016-10-31 10:13:17 -04:00
2017-05-08 11:57:30 -04:00