Files
u-boot/drivers
Patrice Chotard 1543bf794f clk: clk_stm32f7: fix PLL clock division factor
Fix clock division factor initialization for RCC_PLLCFGR
registers.

PLLR bits (bit 31-28) in RCC_PLLCFGR must not be cleared,
it's a forbidden value. So update RCC_PLLCFGR using
clrsetbits_le32() to set only necessary bits fields.

Signed-off-by: Patrice Chotard <patrice.chotard@st.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
2017-11-17 07:44:13 -05:00
..
2017-11-03 09:31:27 +01:00
2017-09-04 09:02:07 -04:00
2017-11-06 09:51:01 -05:00
2017-11-17 07:43:32 -05:00
2017-07-28 12:02:47 -06:00
2017-06-01 07:03:10 -06:00
2017-06-01 07:03:01 -06:00
2017-05-18 11:23:31 +02:00
2017-11-16 11:45:20 +01:00
2017-08-13 15:17:31 -04:00