Files
u-boot/cpu/mpc85xx
Kumar Gala 17e4eeb650 ppc/p4080: CoreNet platfrom style CCSRBAR setting
On CoreNet based platforms the CCSRBAR address is split between an high &
low register and we no longer shift the address.

Signed-off-by: Kumar Gala <galak@kernel.crashing.org>
Signed-off-by: Scott Wood <scottwood@freescale.com>
2009-10-03 09:04:39 -05:00
..
2009-08-28 17:12:39 -05:00
2009-10-03 09:04:38 -05:00
2009-10-03 09:04:17 -05:00
2008-10-18 21:54:03 +02:00
2009-08-28 17:12:43 -05:00
2009-10-03 09:04:16 -05:00
2008-10-18 21:54:03 +02:00
2009-10-03 09:04:38 -05:00