Files
u-boot/board
Shaohui Xie 145dbc0250 powerpc/p2041: configure the CPLD lane_mux according to RCW
Lane muxing on p2041 is controlled by a reg in CPLD, offset of this reg
is 0xc, CPLD supports SATA by default, we should re-configure the lane
muxing according to RCW, which indicates what SerDes protocol it is running.

Default lane muxing map is as below:
Lane G on bank1 routes to SGMII, controlled by bit 1 of the reg;
Lane A on bank2 routes to AURORA, controlled by bit 0 of the reg;
Lane C/D on bank2 routes to SATA0 and SATA1, controlled by bit 2
and bit 3 respectively.

Default value of these bits for lane muxing is '1', we should set or clear
these bits accoring to RCW.

Signed-off-by: Shaohui Xie <Shaohui.Xie@freescale.com>
Acked-by: Timur Tabi <timur@freescale.com>
Signed-off-by: Andy Fleming <afleming@freescale.com>
2012-08-08 17:13:39 -05:00
..
2011-10-15 22:20:36 +02:00
2011-11-29 15:43:38 +01:00
2011-03-27 19:18:37 +02:00
2010-12-09 10:25:56 +01:00
2012-02-12 15:03:25 -05:00
2012-07-07 14:07:44 +02:00
2011-10-15 22:20:36 +02:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2012-07-07 14:07:26 +02:00
2012-03-28 23:41:18 +02:00
2012-04-01 21:37:53 +10:00
2011-10-15 22:20:36 +02:00
2011-10-15 22:20:36 +02:00
2011-11-27 19:44:21 +01:00
2012-02-27 21:19:25 +01:00
2011-10-15 22:20:36 +02:00
2011-10-15 22:20:36 +02:00
2012-03-26 23:09:23 +02:00
2012-07-07 14:07:33 +02:00
2012-05-15 08:31:28 +02:00
2011-10-15 22:20:36 +02:00
2011-10-15 22:20:36 +02:00
2011-10-15 22:20:36 +02:00
2010-12-09 10:25:56 +01:00
2010-12-09 10:25:56 +01:00
2010-11-28 21:45:32 +01:00
2012-02-12 15:03:25 -05:00
2012-07-31 08:03:19 +02:00
2011-10-15 22:20:36 +02:00
2011-10-15 22:20:36 +02:00
2011-11-27 19:44:21 +01:00
2011-10-15 22:20:36 +02:00
2012-03-30 07:43:33 +02:00