Files
u-boot/drivers
Chris Packham 08dcbc9823 mv_ddr: ddr3: fix tRAS timimg parameter
Based on the JEDEC standard JESD79-3F. The tRAS timings should include
the highest speed bins at a given frequency. This is similar to commit
683c67b ("mv_ddr: ddr3: fix tfaw timimg parameter") where the wrong
comparison was used in the initial implementation.

Signed-off-by: Chris Packham <chris.packham@alliedtelesis.co.nz>

[https://github.com/MarvellEmbeddedProcessors/mv-ddr-marvell/pull/15]
Signed-off-by: Chris Packham <judge.packham@gmail.com>
Signed-off-by: Stefan Roese <sr@denx.de>
2019-03-19 09:22:05 +01:00
..
2018-12-06 14:38:03 -08:00
2019-01-15 15:28:53 -05:00
2019-02-27 09:12:33 +08:00
2018-12-19 15:23:00 +01:00
2019-02-25 16:07:36 +01:00
2019-02-20 15:27:08 +08:00
2019-03-13 09:14:35 +01:00
2018-12-06 14:37:51 -08:00
2019-01-18 22:19:08 +05:30
2018-07-19 16:31:38 -04:00
2019-02-20 15:27:11 +08:00
2019-03-11 00:44:42 +01:00
2018-11-29 09:30:06 -07:00