Files
u-boot/drivers
Eugeniy Paltsev 075cbae163 ARC: HSDK: CGU: Update AXI, TUN, ARC clock options
Update default AXI, TUN, ARC clock set options:
instead of changing only IDIV divider settings adjust also domain PLL
settings.

Add support of TUN_ROM and TUN_PWM clocks (subclocks of TUNN_PLL)

Signed-off-by: Eugeniy Paltsev <Eugeniy.Paltsev@synopsys.com>
Signed-off-by: Alexey Brodkin <abrodkin@synopsys.com>
2018-01-19 17:59:35 +03:00
..
2018-01-15 19:01:23 -05:00
2018-01-15 16:29:02 -05:00
2018-01-16 06:59:39 +01:00
2017-11-06 09:51:01 -05:00
2017-11-20 09:58:31 +01:00
2017-06-01 07:03:10 -06:00
2018-01-10 11:11:05 +01:00
2018-01-11 15:19:12 +01:00