eaw/u-boot
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

* Patch by Jon Loeliger 2005-02-08

Browse Source 
Determine L2 Cache size dynamically on 85XX boards.
This commit is contained in:
Jon Loeliger
2005-07-25 10:58:39 -05:00
parent 9c4c5ae3e1
commit d65cfe89ec
2 changed files with 19 additions and 1 deletions
Download Patch File Download Diff File Expand all files Collapse all files

17
cpu/mpc85xx/cpu_init.c
View File

@@ -188,6 +188,21 @@ int cpu_init_r (void)
volatile ccsr_l2cache_t *l2cache = &immap->im_l2cache;
volatile uint temp;
asm("msync;isync");
temp = l2cache->l2ctl;
temp &= 0x30000000;
switch ( temp ) {
case 0x20000000:
printf ("L2 cache 256KB:");
break;
case 0x00000000:
case 0x10000000:
case 0x30000000:
default:
printf ("L2 cache unknown size. Check the silicon!\n");
return -1;
}
asm("msync;isync");
l2cache->l2ctl = 0x68000000; /* invalidate */
temp = l2cache->l2ctl;
@@ -196,7 +211,7 @@ int cpu_init_r (void)
temp = l2cache->l2ctl;
asm("msync;isync");
printf("L2: 256 kB enabled\n");
printf("enabled\n");
#else
printf("L2: disabled.\n");
#endif