eaw/u-boot
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

ppc4xx: Reorganize DDR2 ECC handling

Browse Source 
Reorganize DDR2 ECC handling to use common code for
SPD DIMMs and soldered SDRAM. Also, use common code
to display SDRAM info (ECC, CAS latency) for SPD and
soldered SDRAM variants.

Signed-off-by: Felix Radensky <felix@embedded-sol.com>
Signed-off-by: Stefan Roese <sr@denx.de>
This commit is contained in:
Felix Radensky
2009-09-27 23:56:12 +02:00
committed by Stefan Roese
parent 1d96cfe8f5
commit d24bd2517a
2 changed files with 253 additions and 207 deletions
Download Patch File Download Diff File Expand all files Collapse all files

4
include/ppc405.h
View File

@@ -768,6 +768,10 @@
#define SDR0_SDCS_SDD (0x80000000 >> 31)
/* SDR0_SDSTP0 Serial Device Strap Register0 */
#define SDR0_SDSTP0 0x0020
#define SDR0_SDSTP0_PLB2xDV0_DECODE(n) ((((unsigned long)(n)) & 0x07))
/* CUST0 Customer Configuration Register0 */
#define SDR0_CUST0 0x4000
#define SDR0_CUST0_MUX_E_N_G_MASK 0xC0000000 /* Mux_Emac_NDFC_GPIO */