MIPS: add support for Broadcom MIPS BCM6348 SoC family

Signed-off-by: Álvaro Fernández Rojas <noltari@gmail.com>
Reviewed-by: Simon Glass <sjg@chromium.org>
This commit is contained in:
Álvaro Fernández Rojas
2017-05-16 18:39:03 +02:00
committed by Daniel Schwierzeck
parent 5a0efcf78a
commit bf9012b808
6 changed files with 215 additions and 1 deletions

View File

@@ -0,0 +1,30 @@
/*
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __CONFIG_BMIPS_BCM6348_H
#define __CONFIG_BMIPS_BCM6348_H
/* CPU */
#define CONFIG_SYS_MIPS_TIMER_FREQ 128000000
/* RAM */
#define CONFIG_NR_DRAM_BANKS 1
#define CONFIG_SYS_SDRAM_BASE 0x80000000
/* U-Boot */
#define CONFIG_SYS_LOAD_ADDR CONFIG_SYS_SDRAM_BASE + 0x100000
#if defined(CONFIG_BMIPS_BOOT_RAM)
#define CONFIG_SKIP_LOWLEVEL_INIT
#define CONFIG_SYS_INIT_SP_OFFSET 0x2000
#endif
#define CONFIG_SYS_FLASH_BASE 0xbfc00000
#define CONFIG_SYS_FLASH_EMPTY_INFO
#define CONFIG_SYS_FLASH_PROTECTION
#define CONFIG_SYS_MAX_FLASH_BANKS_DETECT 1
#endif /* __CONFIG_BMIPS_BCM6348_H */

View File

@@ -0,0 +1,22 @@
/*
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
*
* Derived from linux/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __DT_BINDINGS_CLOCK_BCM6348_H
#define __DT_BINDINGS_CLOCK_BCM6348_H
#define BCM6348_CLK_ADSL 0
#define BCM6348_CLK_MPI 1
#define BCM6348_CLK_SDRAM 2
#define BCM6348_CLK_M2M 3
#define BCM6348_CLK_ENET 4
#define BCM6348_CLK_SAR 5
#define BCM6348_CLK_USBS 6
#define BCM6348_CLK_USBH 8
#define BCM6348_CLK_SPI 9
#endif /* __DT_BINDINGS_CLOCK_BCM6348_H */

View File

@@ -0,0 +1,22 @@
/*
* Copyright (C) 2017 Álvaro Fernández Rojas <noltari@gmail.com>
*
* Derived from linux/arch/mips/include/asm/mach-bcm63xx/bcm63xx_regs.h
*
* SPDX-License-Identifier: GPL-2.0+
*/
#ifndef __DT_BINDINGS_RESET_BCM6348_H
#define __DT_BINDINGS_RESET_BCM6348_H
#define BCM6348_RST_SPI 0
#define BCM6348_RST_ENET 2
#define BCM6348_RST_USBH 3
#define BCM6348_RST_USBS 4
#define BCM6348_RST_ADSL 5
#define BCM6348_RST_DMAMEM 6
#define BCM6348_RST_SAR 7
#define BCM6348_RST_ACLC 8
#define BCM6348_RST_ADSL_MIPS 10
#endif /* __DT_BINDINGS_RESET_BCM6348_H */