arm: socfpga: Move Stratix10 and Agilex to use TARGET_SOCFPGA_SOC64
Create common macro TARGET_SOCFPGA_SOC64 for Stratix10 and Agilex. Signed-off-by: Siew Chin Lim <elly.siew.chin.lim@intel.com>
This commit is contained in:
committed by
Ley Foon Tan
parent
e4dba4ba6f
commit
9a5bbdfd1a
@@ -1,8 +1,8 @@
|
||||
config SPL_ALTERA_SDRAM
|
||||
bool "SoCFPGA DDR SDRAM driver in SPL"
|
||||
depends on SPL
|
||||
depends on TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10 || TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
||||
select RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
||||
select SPL_RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
||||
depends on TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_ARRIA10 || TARGET_SOCFPGA_SOC64
|
||||
select RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_SOC64
|
||||
select SPL_RAM if TARGET_SOCFPGA_GEN5 || TARGET_SOCFPGA_SOC64
|
||||
help
|
||||
Enable DDR SDRAM controller for the SoCFPGA devices.
|
||||
|
||||
@@ -33,7 +33,7 @@ config FPGA_CYCLON2
|
||||
|
||||
config FPGA_INTEL_SDM_MAILBOX
|
||||
bool "Enable Intel FPGA Full Reconfiguration SDM Mailbox driver"
|
||||
depends on TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX
|
||||
depends on TARGET_SOCFPGA_SOC64
|
||||
select FPGA_ALTERA
|
||||
help
|
||||
Say Y here to enable the Intel FPGA Full Reconfig SDM Mailbox driver
|
||||
|
||||
@@ -94,7 +94,7 @@ config SYSRESET_SOCFPGA
|
||||
|
||||
config SYSRESET_SOCFPGA_SOC64
|
||||
bool "Enable support for Intel SOCFPGA SoC64 family (Stratix10/Agilex)"
|
||||
depends on ARCH_SOCFPGA && (TARGET_SOCFPGA_STRATIX10 || TARGET_SOCFPGA_AGILEX)
|
||||
depends on ARCH_SOCFPGA && TARGET_SOCFPGA_SOC64
|
||||
help
|
||||
This enables the system reset driver support for Intel SOCFPGA
|
||||
SoC64 SoCs.
|
||||
|
||||
Reference in New Issue
Block a user