Add support for AMCC 440SPe CPU based eval board (Yucca).
This commit is contained in:
Marian Balakowicz
@@ -92,11 +92,21 @@
|
||||
#define MAL_ESR_PBEI 0x00000001
|
||||
/* ^^ ^^ */
|
||||
/* Mal IER */
|
||||
#ifdef CONFIG_440SPE
|
||||
#define MAL_IER_PT 0x00000080
|
||||
#define MAL_IER_PRE 0x00000040
|
||||
#define MAL_IER_PWE 0x00000020
|
||||
#define MAL_IER_DE 0x00000010
|
||||
#define MAL_IER_OTE 0x00000004
|
||||
#define MAL_IER_OE 0x00000002
|
||||
#define MAL_IER_PE 0x00000001
|
||||
#else
|
||||
#define MAL_IER_DE 0x00000010
|
||||
#define MAL_IER_NE 0x00000008
|
||||
#define MAL_IER_TE 0x00000004
|
||||
#define MAL_IER_OPBE 0x00000002
|
||||
#define MAL_IER_PLBE 0x00000001
|
||||
#endif
|
||||
|
||||
/* MAL Channel Active Set and Reset Registers */
|
||||
#define MAL_TXRX_CASR (0x80000000)
|
||||
|
||||
@@ -470,4 +470,45 @@ extern int write_bat(ppc_bat_t bat, unsigned long upper, unsigned long lower);
|
||||
#define LAWAR_SIZE_1G (LAWAR_SIZE_BASE+19)
|
||||
#define LAWAR_SIZE_2G (LAWAR_SIZE_BASE+20)
|
||||
|
||||
#ifdef CONFIG_440SPE
|
||||
/*----------------------------------------------------------------------------+
|
||||
| Following instructions are not available in Book E mode of the GNU assembler.
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define DCCCI(ra,rb) .long 0x7c000000|\
|
||||
(ra<<16)|(rb<<11)|(454<<1)
|
||||
|
||||
#define ICCCI(ra,rb) .long 0x7c000000|\
|
||||
(ra<<16)|(rb<<11)|(966<<1)
|
||||
|
||||
#define DCREAD(rt,ra,rb) .long 0x7c000000|\
|
||||
(rt<<21)|(ra<<16)|(rb<<11)|(486<<1)
|
||||
|
||||
#define ICREAD(ra,rb) .long 0x7c000000|\
|
||||
(ra<<16)|(rb<<11)|(998<<1)
|
||||
|
||||
#define TLBSX(rt,ra,rb) .long 0x7c000000|\
|
||||
(rt<<21)|(ra<<16)|(rb<<11)|(914<<1)
|
||||
|
||||
#define TLBWE(rs,ra,ws) .long 0x7c000000|\
|
||||
(rs<<21)|(ra<<16)|(ws<<11)|(978<<1)
|
||||
|
||||
#define TLBRE(rt,ra,ws) .long 0x7c000000|\
|
||||
(rt<<21)|(ra<<16)|(ws<<11)|(946<<1)
|
||||
|
||||
#define TLBSXDOT(rt,ra,rb) .long 0x7c000001|\
|
||||
(rt<<21)|(ra<<16)|(rb<<11)|(914<<1)
|
||||
|
||||
#define MSYNC .long 0x7c000000|\
|
||||
(598<<1)
|
||||
|
||||
#define MBAR_INST .long 0x7c000000|\
|
||||
(854<<1)
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| Following instruction is not available in PPC405 mode of the GNU assembler.
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define TLBRE(rt,ra,ws) .long 0x7c000000|\
|
||||
(rt<<21)|(ra<<16)|(ws<<11)|(946<<1)
|
||||
|
||||
#endif
|
||||
#endif /* _PPC_MMU_H_ */
|
||||
|
||||
@@ -733,6 +733,8 @@
|
||||
#define PVR_405EP_RB 0x51210950
|
||||
#define PVR_440SP_RA 0x53221850
|
||||
#define PVR_440SP_RB 0x53221891
|
||||
#define PVR_440SPe_RA 0x53421890
|
||||
#define PVR_440SPe_RB 0x53521891
|
||||
#define PVR_601 0x00010000
|
||||
#define PVR_602 0x00050000
|
||||
#define PVR_603 0x00030000
|
||||
|
||||
@@ -457,6 +457,10 @@ void get_sys_info ( sys_info_t * );
|
||||
#if defined(CONFIG_4xx) || defined(CONFIG_IOP480)
|
||||
# if defined(CONFIG_440)
|
||||
typedef PPC440_SYS_INFO sys_info_t;
|
||||
# if defined(CONFIG_440SPE)
|
||||
unsigned long determine_sysper(void);
|
||||
unsigned long determine_pci_clock_per(void);
|
||||
# endif
|
||||
# else
|
||||
typedef PPC405_SYS_INFO sys_info_t;
|
||||
# endif
|
||||
|
||||
518
include/configs/yucca.h
Normal file
518
include/configs/yucca.h
Normal file
@@ -0,0 +1,518 @@
|
||||
/*
|
||||
* (C) Copyright 2004 Paul Reynolds <PaulReynolds@lhsolutions.com>
|
||||
*
|
||||
* See file CREDITS for list of people who contributed to this
|
||||
* project.
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or
|
||||
* modify it under the terms of the GNU General Public License as
|
||||
* published by the Free Software Foundation; either version 2 of
|
||||
* the License, or (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program; if not, write to the Free Software
|
||||
* Foundation, Inc., 59 Temple Place, Suite 330, Boston,
|
||||
* MA 02111-1307 USA
|
||||
*/
|
||||
|
||||
/************************************************************************
|
||||
* 1 january 2005 Alain Saurel <asaurel@amcc.com>
|
||||
* Adapted to current Das U-Boot source
|
||||
***********************************************************************/
|
||||
/************************************************************************
|
||||
* yucca.h - configuration for AMCC 440SPe Ref (yucca)
|
||||
***********************************************************************/
|
||||
|
||||
#ifndef __CONFIG_H
|
||||
#define __CONFIG_H
|
||||
|
||||
#define DEBUG
|
||||
#undef DEBUG
|
||||
|
||||
#define CONFIG_IDENT_STRING "\nU_440SPe_V1R01 level06"
|
||||
/*-----------------------------------------------------------------------
|
||||
* High Level Configuration Options
|
||||
*----------------------------------------------------------------------*/
|
||||
#define CONFIG_4xx 1 /* ... PPC4xx family */
|
||||
#define CONFIG_440 1 /* ... PPC440 family */
|
||||
#define CONFIG_440SPE 1 /* Specifc SPe support */
|
||||
#define CONFIG_BOARD_EARLY_INIT_F 1 /* Call board_pre_init */
|
||||
#undef CFG_DRAM_TEST /* Disable-takes long time */
|
||||
#define CONFIG_SYS_CLK_FREQ 33333333 /* external freq to pll */
|
||||
#define EXTCLK_33_33 33333333
|
||||
#define EXTCLK_66_66 66666666
|
||||
#define EXTCLK_50 50000000
|
||||
#define EXTCLK_83 83333333
|
||||
|
||||
#define CONFIG_IBM_EMAC4_V4 1
|
||||
#define CONFIG_MISC_INIT_F 1 /* Use misc_init_f() */
|
||||
#undef CONFIG_SHOW_BOOT_PROGRESS
|
||||
#undef CONFIG_STRESS
|
||||
#undef ENABLE_ECC
|
||||
/*-----------------------------------------------------------------------
|
||||
* Base addresses -- Note these are effective addresses where the
|
||||
* actual resources get mapped (not physical addresses)
|
||||
*----------------------------------------------------------------------*/
|
||||
#define CFG_SDRAM_BASE 0x00000000 /* _must_ be 0 */
|
||||
#define CFG_FLASH_BASE 0xfff00000 /* start of FLASH */
|
||||
#define CFG_MONITOR_BASE 0xfffb0000 /* start of monitor */
|
||||
#define CFG_PERIPHERAL_BASE 0xa0000000 /* internal peripherals */
|
||||
#define CFG_ISRAM_BASE 0x90000000 /* internal SRAM */
|
||||
|
||||
#define CFG_PCI_MEMBASE 0x80000000 /* mapped pci memory */
|
||||
#define CFG_PCI_MEMBASE1 0x90000000 /* mapped pci memory */
|
||||
#define CFG_PCI_MEMBASE2 0xa0000000 /* mapped pci memory */
|
||||
#define CFG_PCI_MEMBASE3 0xb0000000 /* mapped pci memory */
|
||||
|
||||
#define CFG_PCI_BASE 0xd0000000 /* internal PCI regs */
|
||||
#define CFG_PCI_TARGBASE 0x80000000 /*PCIaddr mapped to CFG_PCI_MEMBASE*/
|
||||
|
||||
/* #define CFG_PCI_BASE_IO 0xB8000000 */ /* internal PCI I-O */
|
||||
/* #define CFG_PCI_BASE_REGS 0xBEC00000 */ /* internal PCI regs */
|
||||
/* #define CFG_PCI_BASE_CYCLE 0xBED00000 */ /* internal PCI regs */
|
||||
|
||||
#define CFG_FPGA_BASE 0xe2000000 /* epld */
|
||||
#define CFG_OPER_FLASH 0xe7000000 /* SRAM - OPER Flash */
|
||||
|
||||
/* #define CFG_NVRAM_BASE_ADDR 0x08000000 */
|
||||
/*-----------------------------------------------------------------------
|
||||
* Initial RAM & stack pointer (placed in internal SRAM)
|
||||
*----------------------------------------------------------------------*/
|
||||
#define CFG_TEMP_STACK_OCM 1
|
||||
#define CFG_OCM_DATA_ADDR CFG_ISRAM_BASE
|
||||
#define CFG_INIT_RAM_ADDR CFG_ISRAM_BASE /* Initial RAM address */
|
||||
#define CFG_INIT_RAM_END 0x2000 /* End of used area in RAM */
|
||||
#define CFG_GBL_DATA_SIZE 128 /* num bytes initial data */
|
||||
|
||||
#define CFG_GBL_DATA_OFFSET (CFG_INIT_RAM_END - CFG_GBL_DATA_SIZE)
|
||||
#define CFG_POST_WORD_ADDR (CFG_GBL_DATA_OFFSET - 0x4)
|
||||
#define CFG_INIT_SP_OFFSET CFG_POST_WORD_ADDR
|
||||
|
||||
#define CFG_MONITOR_LEN (320 * 1024) /* Reserve 320 kB for Mon */
|
||||
#define CFG_MALLOC_LEN (512 * 1024) /* Reserve 512 kB for malloc */
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* Serial Port
|
||||
*----------------------------------------------------------------------*/
|
||||
#define CONFIG_SERIAL_MULTI 1
|
||||
#undef CONFIG_UART1_CONSOLE
|
||||
|
||||
#undef CONFIG_SERIAL_SOFTWARE_FIFO
|
||||
#undef CFG_EXT_SERIAL_CLOCK
|
||||
/* #define CFG_EXT_SERIAL_CLOCK (1843200 * 6) */ /* Ext clk @ 11.059 MHz */
|
||||
|
||||
#define CONFIG_BAUDRATE 115200
|
||||
|
||||
#define CFG_BAUDRATE_TABLE \
|
||||
{300, 600, 1200, 2400, 4800, 9600, 19200, 38400, 57600, 115200}
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* DDR SDRAM
|
||||
*----------------------------------------------------------------------*/
|
||||
#undef CONFIG_SPD_EEPROM /* Use SPD EEPROM for setup */
|
||||
#define SPD_EEPROM_ADDRESS {0x53, 0x52} /* SPD i2c spd addresses */
|
||||
#define IIC0_DIMM0_ADDR 0x53
|
||||
#define IIC0_DIMM1_ADDR 0x52
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* I2C
|
||||
*----------------------------------------------------------------------*/
|
||||
#define CONFIG_HARD_I2C 1 /* I2C with hardware support */
|
||||
#undef CONFIG_SOFT_I2C /* I2C bit-banged */
|
||||
#define CFG_I2C_SPEED 400000 /* I2C speed and slave address */
|
||||
#define CFG_I2C_SLAVE 0x7F
|
||||
|
||||
#define IIC0_BOOTPROM_ADDR 0x50
|
||||
#define IIC0_ALT_BOOTPROM_ADDR 0x54
|
||||
|
||||
/* Don't probe these addrs */
|
||||
#define CFG_I2C_NOPROBES {0x50, 0x52, 0x53, 0x54}
|
||||
|
||||
/* #if (CONFIG_COMMANDS & CFG_CMD_EEPROM) */
|
||||
/* #define CFG_I2C_EEPROM_ADDR 0x50 */ /* I2C boot EEPROM */
|
||||
#define CFG_I2C_EEPROM_ADDR_LEN 2 /* Bytes of address */
|
||||
/* #endif */
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* Environment
|
||||
*----------------------------------------------------------------------*/
|
||||
/* #define CFG_NVRAM_SIZE (0x2000 - 8) */ /* NVRAM size(8k)- RTC regs */
|
||||
|
||||
#undef CFG_ENV_IS_IN_NVRAM /* ... not in NVRAM */
|
||||
#define CFG_ENV_IS_IN_FLASH 1 /* Environment uses flash */
|
||||
#undef CFG_ENV_IS_IN_EEPROM /* ... not in EEPROM */
|
||||
#define CONFIG_ENV_OVERWRITE 1
|
||||
|
||||
#define CONFIG_BOOTARGS "console=ttyS0,115200n8 root=/dev/nfs rw"
|
||||
#define CONFIG_BOOTCOMMAND "bootm E7C00000" /* autoboot command */
|
||||
#define CONFIG_BOOTDELAY -1 /* -1 to disable autoboot */
|
||||
|
||||
#define CONFIG_LOADS_ECHO 1 /* echo on for serial download */
|
||||
#define CFG_LOADS_BAUD_CHANGE 1 /* allow baudrate change */
|
||||
|
||||
#define CONFIG_MII 1 /* MII PHY management */
|
||||
#undef CONFIG_NET_MULTI
|
||||
#define CONFIG_PHY_ADDR 1 /* PHY address, See schematics */
|
||||
#define CONFIG_HAS_ETH0
|
||||
#define CONFIG_PHY_RESET 1 /* reset phy upon startup */
|
||||
#define CONFIG_PHY_RESET_DELAY 1000
|
||||
#define CONFIG_CIS8201_PHY 1 /* Enable 'special' RGMII mode for Cicada phy */
|
||||
#define CONFIG_PHY_GIGE 1 /* Include GbE speed/duplex detection */
|
||||
#define CONFIG_NETMASK 255.255.0.0
|
||||
#define CONFIG_IPADDR 192.168.80.10
|
||||
#define CONFIG_ETHADDR 00:04:AC:01:CA:FE
|
||||
#define CFG_RX_ETH_BUFFER 32 /* Number of ethernet rx buffers & descriptors */
|
||||
#define CONFIG_SERVERIP 192.168.1.1
|
||||
|
||||
#define CONFIG_EXTRA_ENV_SETTINGS \
|
||||
"loads_echo=1\0" \
|
||||
"netdev=eth0\0" \
|
||||
"hostname=yucca\0" \
|
||||
"nfsargs=setenv bootargs root=/dev/nfs rw " \
|
||||
"nfsroot=${serverip}:${rootpath}\0" \
|
||||
"ramargs=setenv bootargs root=/dev/ram rw\0" \
|
||||
"addip=setenv bootargs ${bootargs} " \
|
||||
"ip=${ipaddr}:${serverip}:${gatewayip}:${netmask}" \
|
||||
":${hostname}:${netdev}:off panic=1\0" \
|
||||
"addtty=setenv bootargs ${bootargs} console=ttyS0,${baudrate}\0"\
|
||||
"flash_nfs=run nfsargs addip addtty;" \
|
||||
"bootm ${kernel_addr}\0" \
|
||||
"flash_self=run ramargs addip addtty;" \
|
||||
"bootm ${kernel_addr} ${ramdisk_addr}\0" \
|
||||
"net_nfs=tftp 200000 ${bootfile};run nfsargs addip addtty;" \
|
||||
"bootm\0" \
|
||||
"rootpath=/opt/eldk-4.0/ppc_4xx\0" \
|
||||
"bootfile=yucca/uImage\0" \
|
||||
"kernel_addr=E7F10000\0" \
|
||||
"ramdisk_addr=E7F20000\0" \
|
||||
"load=tftp 100000 yuca/u-boot.bin\0" \
|
||||
"update=protect off 2:4-7;era 2:4-7;" \
|
||||
"cp.b ${fileaddr} fffc0000 ${filesize};" \
|
||||
"setenv filesize;saveenv\0" \
|
||||
"upd=run load;run update\0" \
|
||||
""
|
||||
|
||||
#define CONFIG_COMMANDS (CONFIG_CMD_DFL | \
|
||||
CFG_CMD_PCI | \
|
||||
CFG_CMD_IRQ | \
|
||||
CFG_CMD_I2C | \
|
||||
CFG_CMD_DHCP | \
|
||||
CFG_CMD_PING | \
|
||||
CFG_CMD_DIAG | \
|
||||
CFG_CMD_NET | \
|
||||
CFG_CMD_MII | \
|
||||
CFG_CMD_EEPROM | \
|
||||
CFG_CMD_ELF )
|
||||
|
||||
/* this must be included AFTER the definition of CONFIG_COMMANDS (if any) */
|
||||
#include <cmd_confdefs.h>
|
||||
|
||||
#undef CONFIG_WATCHDOG /* watchdog disabled */
|
||||
|
||||
/*
|
||||
* Miscellaneous configurable options
|
||||
*/
|
||||
#define CFG_LONGHELP /* undef to save memory */
|
||||
#define CFG_PROMPT "=> " /* Monitor Command Prompt */
|
||||
|
||||
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||||
#define CFG_CBSIZE 1024 /* Console I/O Buffer Size */
|
||||
#else
|
||||
#define CFG_CBSIZE 256 /* Console I/O Buffer Size */
|
||||
#endif
|
||||
#define CFG_PBSIZE (CFG_CBSIZE+sizeof(CFG_PROMPT)+16) /* Print Buffer Size */
|
||||
#define CFG_MAXARGS 16 /* max number of command args */
|
||||
#define CFG_BARGSIZE CFG_CBSIZE /* Boot Argument Buffer Size */
|
||||
|
||||
#define CFG_MEMTEST_START 0x0400000 /* memtest works on */
|
||||
#define CFG_MEMTEST_END 0x0C00000 /* 4 ... 12 MB in DRAM */
|
||||
|
||||
#define CFG_LOAD_ADDR 0x100000 /* default load address */
|
||||
#define CFG_EXTBDINFO 1 /* To use extended board_into (bd_t) */
|
||||
|
||||
#define CFG_HZ 1 /* decrementer freq: 1 ms ticks */
|
||||
|
||||
/*-----------------------------------------------------------------------
|
||||
* FLASH related
|
||||
*----------------------------------------------------------------------*/
|
||||
#define CFG_MAX_FLASH_BANKS 3 /* number of banks */
|
||||
#define CFG_MAX_FLASH_SECT 256 /* sectors per device */
|
||||
|
||||
#undef CFG_FLASH_CHECKSUM
|
||||
#define CFG_FLASH_ERASE_TOUT 120000 /* Timeout for Flash Erase (in ms) */
|
||||
#define CFG_FLASH_WRITE_TOUT 500 /* Timeout for Flash Write (in ms) */
|
||||
|
||||
#define CFG_FLASH_ADDR0 0x5555
|
||||
#define CFG_FLASH_ADDR1 0x2aaa
|
||||
#define CFG_FLASH_WORD_SIZE unsigned char
|
||||
|
||||
#define CFG_FLASH_2ND_16BIT_DEV 1 /* evb440SPe has 8 and 16bit device */
|
||||
#define CFG_FLASH_2ND_ADDR 0xe7c00000 /* evb440SPe has 8 and 16bit device*/
|
||||
|
||||
#ifdef CFG_ENV_IS_IN_FLASH
|
||||
#define CFG_ENV_SECT_SIZE 0x10000 /* size of one complete sector */
|
||||
#define CFG_ENV_ADDR 0xfffa0000
|
||||
/* #define CFG_ENV_ADDR (CFG_MONITOR_BASE-CFG_ENV_SECT_SIZE) */
|
||||
#define CFG_ENV_SIZE 0x10000 /* Size of Environment vars */
|
||||
#endif /* CFG_ENV_IS_IN_FLASH */
|
||||
/*-----------------------------------------------------------------------
|
||||
* PCI stuff
|
||||
*-----------------------------------------------------------------------
|
||||
*/
|
||||
/* General PCI */
|
||||
#define CONFIG_PCI /* include pci support */
|
||||
#define CONFIG_PCI_PNP 1 /* do pci plug-and-play */
|
||||
#define CONFIG_PCI_SCAN_SHOW i /* show pci devices on startup */
|
||||
#undef CONFIG_PCI_CONFIG_HOST_BRIDGE
|
||||
|
||||
/* Board-specific PCI */
|
||||
#define CFG_PCI_PRE_INIT 1 /* enable board pci_pre_init() */
|
||||
#define CFG_PCI_TARGET_INIT /* let board init pci target */
|
||||
#undef CFG_PCI_MASTER_INIT
|
||||
|
||||
#define CFG_PCI_SUBSYS_VENDORID 0x1014 /* IBM */
|
||||
#define CFG_PCI_SUBSYS_DEVICEID 0xcafe /* Whatever */
|
||||
/* #define CFG_PCI_SUBSYS_ID CFG_PCI_SUBSYS_DEVICEID */
|
||||
|
||||
/*
|
||||
* NETWORK Support (PCI):
|
||||
*/
|
||||
/* Support for Intel 82557/82559/82559ER chips. */
|
||||
#define CONFIG_EEPRO100
|
||||
/*
|
||||
* For booting Linux, the board info and command line data
|
||||
* have to be in the first 8 MB of memory, since this is
|
||||
* the maximum mapped by the Linux kernel during initialization.
|
||||
*/
|
||||
#define CFG_BOOTMAPSZ (8 << 20) /*Initial Memory map for Linux*/
|
||||
/*-----------------------------------------------------------------------
|
||||
* Cache Configuration
|
||||
*/
|
||||
#define CFG_DCACHE_SIZE 8192 /* For AMCC 405 CPUs */
|
||||
#define CFG_CACHELINE_SIZE 32 /* ... */
|
||||
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||||
#define CFG_CACHELINE_SHIFT 5 /* log base 2 of the above value */
|
||||
#endif
|
||||
|
||||
/*
|
||||
* Internal Definitions
|
||||
*
|
||||
* Boot Flags
|
||||
*/
|
||||
#define BOOTFLAG_COLD 0x01 /* Normal Power-On: Boot from FLASH */
|
||||
#define BOOTFLAG_WARM 0x02 /* Software reboot */
|
||||
|
||||
#if (CONFIG_COMMANDS & CFG_CMD_KGDB)
|
||||
#define CONFIG_KGDB_BAUDRATE 230400 /* speed to run kgdb serial port */
|
||||
#define CONFIG_KGDB_SER_INDEX 2 /* which serial port to use */
|
||||
#endif
|
||||
|
||||
/* FB Divisor selection */
|
||||
#define FPGA_FB_DIV_6 6
|
||||
#define FPGA_FB_DIV_10 10
|
||||
#define FPGA_FB_DIV_12 12
|
||||
#define FPGA_FB_DIV_20 20
|
||||
|
||||
/* VCO Divisor selection */
|
||||
#define FPGA_VCO_DIV_4 4
|
||||
#define FPGA_VCO_DIV_6 6
|
||||
#define FPGA_VCO_DIV_8 8
|
||||
#define FPGA_VCO_DIV_10 10
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| FPGA registers and bit definitions
|
||||
+----------------------------------------------------------------------------*/
|
||||
/* PowerPC 440SPe Board FPGA is reached with physical address 0x1 E2000000. */
|
||||
/* TLB initialization makes it correspond to logical address 0xE2000000. */
|
||||
/* => Done init_chip.s in bootlib */
|
||||
#define FPGA_REG_BASE_ADDR 0xE2000000
|
||||
#define FPGA_GPIO_BASE_ADDR 0xE2010000
|
||||
#define FPGA_INT_BASE_ADDR 0xE2020000
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| Display
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define PPC440SPE_DISPLAY FPGA_REG_BASE_ADDR
|
||||
|
||||
#define PPC440SPE_DISPLAY_D8 (FPGA_REG_BASE_ADDR+0x06)
|
||||
#define PPC440SPE_DISPLAY_D4 (FPGA_REG_BASE_ADDR+0x04)
|
||||
#define PPC440SPE_DISPLAY_D2 (FPGA_REG_BASE_ADDR+0x02)
|
||||
#define PPC440SPE_DISPLAY_D1 (FPGA_REG_BASE_ADDR+0x00)
|
||||
/*define WRITE_DISPLAY_DIGIT(n) IOREG8(FPGA_REG_BASE_ADDR + (2*n))*/
|
||||
/*#define IOREG8(addr) *((volatile unsigned char *)(addr))*/
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| ethernet/reset/boot Register 1
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define FPGA_REG10 (FPGA_REG_BASE_ADDR+0x10)
|
||||
|
||||
#define FPGA_REG10_10MHZ_ENABLE 0x8000
|
||||
#define FPGA_REG10_100MHZ_ENABLE 0x4000
|
||||
#define FPGA_REG10_GIGABIT_ENABLE 0x2000
|
||||
#define FPGA_REG10_FULL_DUPLEX 0x1000 /* force Full Duplex*/
|
||||
#define FPGA_REG10_RESET_ETH 0x0800
|
||||
#define FPGA_REG10_AUTO_NEG_DIS 0x0400
|
||||
#define FPGA_REG10_INTP_ETH 0x0200
|
||||
|
||||
#define FPGA_REG10_RESET_HISR 0x0080
|
||||
#define FPGA_REG10_ENABLE_DISPLAY 0x0040
|
||||
#define FPGA_REG10_RESET_SDRAM 0x0020
|
||||
#define FPGA_REG10_OPER_BOOT 0x0010
|
||||
#define FPGA_REG10_SRAM_BOOT 0x0008
|
||||
#define FPGA_REG10_SMALL_BOOT 0x0004
|
||||
#define FPGA_REG10_FORCE_COLA 0x0002
|
||||
#define FPGA_REG10_COLA_MANUAL 0x0001
|
||||
|
||||
#define FPGA_REG10_SDRAM_ENABLE 0x0020
|
||||
|
||||
#define FPGA_REG10_ENET_ENCODE2(n) ((((unsigned long)(n))&0x0F)<<4) /*from ocotea ?*/
|
||||
#define FPGA_REG10_ENET_DECODE2(n) ((((unsigned long)(n))>>4)&0x0F) /*from ocotea ?*/
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| MUX control
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define FPGA_REG12 (FPGA_REG_BASE_ADDR+0x12)
|
||||
|
||||
#define FPGA_REG12_EBC_CTL 0x8000
|
||||
#define FPGA_REG12_UART1_CTS_RTS 0x4000
|
||||
#define FPGA_REG12_UART0_RX_ENABLE 0x2000
|
||||
#define FPGA_REG12_UART1_RX_ENABLE 0x1000
|
||||
#define FPGA_REG12_UART2_RX_ENABLE 0x0800
|
||||
#define FPGA_REG12_EBC_OUT_ENABLE 0x0400
|
||||
#define FPGA_REG12_GPIO0_OUT_ENABLE 0x0200
|
||||
#define FPGA_REG12_GPIO1_OUT_ENABLE 0x0100
|
||||
#define FPGA_REG12_GPIO_SELECT 0x0010
|
||||
#define FPGA_REG12_GPIO_CHREG 0x0008
|
||||
#define FPGA_REG12_GPIO_CLK_CHREG 0x0004
|
||||
#define FPGA_REG12_GPIO_OETRI 0x0002
|
||||
#define FPGA_REG12_EBC_ERROR 0x0001
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| PCI Clock control
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define FPGA_REG16 (FPGA_REG_BASE_ADDR+0x16)
|
||||
|
||||
#define FPGA_REG16_PCI_CLK_CTL0 0x8000
|
||||
#define FPGA_REG16_PCI_CLK_CTL1 0x4000
|
||||
#define FPGA_REG16_PCI_CLK_CTL2 0x2000
|
||||
#define FPGA_REG16_PCI_CLK_CTL3 0x1000
|
||||
#define FPGA_REG16_PCI_CLK_CTL4 0x0800
|
||||
#define FPGA_REG16_PCI_CLK_CTL5 0x0400
|
||||
#define FPGA_REG16_PCI_CLK_CTL6 0x0200
|
||||
#define FPGA_REG16_PCI_CLK_CTL7 0x0100
|
||||
#define FPGA_REG16_PCI_CLK_CTL8 0x0080
|
||||
#define FPGA_REG16_PCI_CLK_CTL9 0x0040
|
||||
#define FPGA_REG16_PCI_EXT_ARB0 0x0020
|
||||
#define FPGA_REG16_PCI_MODE_1 0x0010
|
||||
#define FPGA_REG16_PCI_TARGET_MODE 0x0008
|
||||
#define FPGA_REG16_PCI_INTP_MODE 0x0004
|
||||
|
||||
/* FB1 Divisor selection */
|
||||
#define FPGA_REG16_FB2_DIV_MASK 0x1000
|
||||
#define FPGA_REG16_FB2_DIV_LOW 0x0000
|
||||
#define FPGA_REG16_FB2_DIV_HIGH 0x1000
|
||||
/* FB2 Divisor selection */
|
||||
/* S3 switch on Board */
|
||||
#define FPGA_REG16_FB1_DIV_MASK 0x2000
|
||||
#define FPGA_REG16_FB1_DIV_LOW 0x0000
|
||||
#define FPGA_REG16_FB1_DIV_HIGH 0x2000
|
||||
/* PCI0 Clock Selection */
|
||||
/* S3 switch on Board */
|
||||
#define FPGA_REG16_PCI0_CLK_MASK 0x0c00
|
||||
#define FPGA_REG16_PCI0_CLK_33_33 0x0000
|
||||
#define FPGA_REG16_PCI0_CLK_66_66 0x0800
|
||||
#define FPGA_REG16_PCI0_CLK_100 0x0400
|
||||
#define FPGA_REG16_PCI0_CLK_133_33 0x0c00
|
||||
/* VCO Divisor selection */
|
||||
/* S3 switch on Board */
|
||||
#define FPGA_REG16_VCO_DIV_MASK 0xc000
|
||||
#define FPGA_REG16_VCO_DIV_4 0x0000
|
||||
#define FPGA_REG16_VCO_DIV_8 0x4000
|
||||
#define FPGA_REG16_VCO_DIV_6 0x8000
|
||||
#define FPGA_REG16_VCO_DIV_10 0xc000
|
||||
/* Master Clock Selection */
|
||||
/* S3, S4 switches on Board */
|
||||
#define FPGA_REG16_MASTER_CLK_MASK 0x01c0
|
||||
#define FPGA_REG16_MASTER_CLK_EXT 0x0000
|
||||
#define FPGA_REG16_MASTER_CLK_66_66 0x0040
|
||||
#define FPGA_REG16_MASTER_CLK_50 0x0080
|
||||
#define FPGA_REG16_MASTER_CLK_33_33 0x00c0
|
||||
#define FPGA_REG16_MASTER_CLK_25 0x0100
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| PCI Miscellaneous
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define FPGA_REG18 (FPGA_REG_BASE_ADDR+0x18)
|
||||
|
||||
#define FPGA_REG18_PCI_PRSNT1 0x8000
|
||||
#define FPGA_REG18_PCI_PRSNT2 0x4000
|
||||
#define FPGA_REG18_PCI_INTA 0x2000
|
||||
#define FPGA_REG18_PCI_SLOT0_INTP 0x1000
|
||||
#define FPGA_REG18_PCI_SLOT1_INTP 0x0800
|
||||
#define FPGA_REG18_PCI_SLOT2_INTP 0x0400
|
||||
#define FPGA_REG18_PCI_SLOT3_INTP 0x0200
|
||||
#define FPGA_REG18_PCI_PCI0_VC 0x0100
|
||||
#define FPGA_REG18_PCI_PCI0_VTH1 0x0080
|
||||
#define FPGA_REG18_PCI_PCI0_VTH2 0x0040
|
||||
#define FPGA_REG18_PCI_PCI0_VTH3 0x0020
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| PCIe Miscellaneous
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define FPGA_REG1A (FPGA_REG_BASE_ADDR+0x1A)
|
||||
|
||||
#define FPGA_REG1A_PE0_GLED 0x8000
|
||||
#define FPGA_REG1A_PE1_GLED 0x4000
|
||||
#define FPGA_REG1A_PE2_GLED 0x2000
|
||||
#define FPGA_REG1A_PE0_YLED 0x1000
|
||||
#define FPGA_REG1A_PE1_YLED 0x0800
|
||||
#define FPGA_REG1A_PE2_YLED 0x0400
|
||||
#define FPGA_REG1A_PE0_PWRON 0x0200
|
||||
#define FPGA_REG1A_PE1_PWRON 0x0100
|
||||
#define FPGA_REG1A_PE2_PWRON 0x0080
|
||||
#define FPGA_REG1A_PE0_REFCLK_ENABLE 0x0040
|
||||
#define FPGA_REG1A_PE1_REFCLK_ENABLE 0x0020
|
||||
#define FPGA_REG1A_PE2_REFCLK_ENABLE 0x0010
|
||||
#define FPGA_REG1A_PE_SPREAD0 0x0008
|
||||
#define FPGA_REG1A_PE_SPREAD1 0x0004
|
||||
#define FPGA_REG1A_PE_SELSOURCE_0 0x0002
|
||||
#define FPGA_REG1A_PE_SELSOURCE_1 0x0001
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| PCIe Miscellaneous
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define FPGA_REG1C (FPGA_REG_BASE_ADDR+0x1C)
|
||||
|
||||
#define FPGA_REG1C_PE0_ROOTPOINT 0x8000
|
||||
#define FPGA_REG1C_PE1_ENDPOINT 0x4000
|
||||
#define FPGA_REG1C_PE2_ENDPOINT 0x2000
|
||||
#define FPGA_REG1C_PE0_PRSNT 0x1000
|
||||
#define FPGA_REG1C_PE1_PRSNT 0x0800
|
||||
#define FPGA_REG1C_PE2_PRSNT 0x0400
|
||||
#define FPGA_REG1C_PE0_WAKE 0x0080
|
||||
#define FPGA_REG1C_PE1_WAKE 0x0040
|
||||
#define FPGA_REG1C_PE2_WAKE 0x0020
|
||||
#define FPGA_REG1C_PE0_PERST 0x0010
|
||||
#define FPGA_REG1C_PE1_PERST 0x0080
|
||||
#define FPGA_REG1C_PE2_PERST 0x0040
|
||||
|
||||
/*----------------------------------------------------------------------------+
|
||||
| Defines
|
||||
+----------------------------------------------------------------------------*/
|
||||
#define PERIOD_133_33MHZ 7500 /* 7,5ns */
|
||||
#define PERIOD_100_00MHZ 10000 /* 10ns */
|
||||
#define PERIOD_83_33MHZ 12000 /* 12ns */
|
||||
#define PERIOD_75_00MHZ 13333 /* 13,333ns */
|
||||
#define PERIOD_66_66MHZ 15000 /* 15ns */
|
||||
#define PERIOD_50_00MHZ 20000 /* 20ns */
|
||||
#define PERIOD_33_33MHZ 30000 /* 30ns */
|
||||
#define PERIOD_25_00MHZ 40000 /* 40ns */
|
||||
|
||||
/*---------------------------------------------------------------------------*/
|
||||
|
||||
#endif /* __CONFIG_H */
|
||||
1301
include/ppc440.h
1301
include/ppc440.h
File diff suppressed because it is too large
Load Diff
@@ -133,12 +133,21 @@ typedef struct emac_4xx_hw_st {
|
||||
#define EMAC_NUM_DEV 4
|
||||
#elif (defined(CONFIG_440) || defined(CONFIG_405EP)) && \
|
||||
defined(CONFIG_NET_MULTI) && \
|
||||
!defined(CONFIG_440SP)
|
||||
!defined(CONFIG_440SP) && !defined(CONFIG_440SPE)
|
||||
#define EMAC_NUM_DEV 2
|
||||
#else
|
||||
#define EMAC_NUM_DEV 1
|
||||
#endif
|
||||
|
||||
#ifdef CONFIG_IBM_EMAC4_V4 /* EMAC4 V4 changed bit setting */
|
||||
#define EMAC_STACR_OC_MASK (0x00008000)
|
||||
#else
|
||||
#define EMAC_STACR_OC_MASK (0x00000000)
|
||||
#endif
|
||||
|
||||
#if defined(CONFIG_440SP) || defined(CONFIG_440SPE)
|
||||
#define SDR0_PFC1_EM_1000 (0x00200000)
|
||||
#endif
|
||||
|
||||
/*ZMII Bridge Register addresses */
|
||||
#if defined(CONFIG_440EP) || defined(CONFIG_440GR)
|
||||
@@ -323,7 +332,7 @@ typedef struct emac_4xx_hw_st {
|
||||
#define EMAC_M0_WKE (0x04000000)
|
||||
|
||||
/* on 440GX EMAC_MR1 has a different layout! */
|
||||
#if defined(CONFIG_440GX) || defined(CONFIG_440SP)
|
||||
#if defined(CONFIG_440GX) || defined(CONFIG_440SP) || defined(CONFIG_440SPE)
|
||||
/* MODE Reg 1 */
|
||||
#define EMAC_M1_FDE (0x80000000)
|
||||
#define EMAC_M1_ILE (0x40000000)
|
||||
@@ -424,8 +433,21 @@ typedef struct emac_4xx_hw_st {
|
||||
/* STA CONTROL REG */
|
||||
#define EMAC_STACR_OC (0x00008000)
|
||||
#define EMAC_STACR_PHYE (0x00004000)
|
||||
|
||||
#ifdef CONFIG_IBM_EMAC4_V4 /* EMAC4 V4 changed bit setting */
|
||||
#define EMAC_STACR_INDIRECT_MODE (0x00002000)
|
||||
#define EMAC_STACR_WRITE (0x00000800) /* $BUC */
|
||||
#define EMAC_STACR_READ (0x00001000) /* $BUC */
|
||||
#define EMAC_STACR_OP_MASK (0x00001800)
|
||||
#define EMAC_STACR_MDIO_ADDR (0x00000000)
|
||||
#define EMAC_STACR_MDIO_WRITE (0x00000800)
|
||||
#define EMAC_STACR_MDIO_READ (0x00001800)
|
||||
#define EMAC_STACR_MDIO_READ_INC (0x00001000)
|
||||
#else
|
||||
#define EMAC_STACR_WRITE (0x00002000)
|
||||
#define EMAC_STACR_READ (0x00001000)
|
||||
#endif
|
||||
|
||||
#define EMAC_STACR_CLK_83MHZ (0x00000800) /* 0's for 50Mhz */
|
||||
#define EMAC_STACR_CLK_66MHZ (0x00000400)
|
||||
#define EMAC_STACR_CLK_100MHZ (0x00000C00)
|
||||
|
||||
Reference in New Issue
Block a user