eaw/u-boot
1
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

i.mx6q: mx6qsabrelite: Update the network configuration

Browse Source 
Define CONFIG_PHY_MICREL, and
minimize the tx clock delay.

There is an issue with 1000 baseTx mode on early revs
of the SabreLite boards. The center tap pin 9 of the mag RJ45
USB combo was connected to the 3.3 filtered supply. Letting
this pin float solved the problem. Symptoms of the problem
were packets with many extra zeroes tacked on the end, and random
bit flips causing a high rate of CRC errors. 10/100 baseTx worked
fine on all revs. To disable 1000 baseTx for these boards, simply
define the environment variable disable_giga. ie.

setenv disable_giga 1

Signed-off-by: Troy Kisky <troy.kisky@boundarydevices.com>
Acked-by: Dirk Behme <dirk.behme@de.bosch.com>
This commit is contained in:
Troy Kisky
2012-02-07 14:08:50 +00:00
committed by Albert ARIBAUD
parent 9fafe7dab9
commit 2bf3359ea5
2 changed files with 16 additions and 33 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
include/configs/mx6qsabrelite.h
View File

@@ -77,6 +77,8 @@
#define CONFIG_FEC_XCV_TYPE RGMII
#define CONFIG_ETHPRIME "FEC"
#define CONFIG_FEC_MXC_PHYADDR 6
#define CONFIG_PHYLIB
#define CONFIG_PHY_MICREL
/* allow to overwrite serial and ethaddr */
#define CONFIG_ENV_OVERWRITE