spi: Fix wrong target register for interrupt disable (v4.3) See merge request espressif/esp-idf!14404