Files
esp-idf/components/soc/esp32/include/soc
Angus Gratton 32756b165e bootloader: Add fault injection resistance to Secure Boot bootloader verification
Goal is that multiple faults would be required to bypass a boot-time signature check.

- Also strengthens some address range checks for safe app memory addresses
- Change pre-enable logic to also check the bootloader signature before enabling SBV2 on ESP32

Add some additional checks for invalid sections:

- Sections only partially in DRAM or IRAM are invalid
- If a section is in D/IRAM, allow the possibility only some is in D/IRAM
- Only pass sections that are entirely in the same type of RTC memory region
2020-03-06 01:16:04 +05:30
..
2019-11-22 15:42:16 +08:00
2019-11-22 15:42:16 +08:00
2019-11-22 11:44:46 +08:00
2019-06-26 10:19:23 +08:00
2019-06-26 10:19:23 +08:00
2019-06-26 10:19:23 +08:00
2019-11-21 20:34:07 +08:00
2017-04-11 15:44:22 +08:00
2019-12-16 11:53:33 +05:30
2019-11-25 00:36:30 +08:00
2017-04-11 15:44:22 +08:00
2019-11-20 10:54:21 +08:00
2019-07-02 17:49:49 +08:00
2019-11-21 10:40:49 +08:00
2019-11-21 10:40:49 +08:00
2017-04-11 15:44:22 +08:00
2019-11-26 20:01:50 +08:00
2018-01-12 14:42:54 +08:00