From a58ca6f5b39b5504de4e4ba5803b7f71e532f57b Mon Sep 17 00:00:00 2001 From: Philip Smart <28005720+pdsmart@users.noreply.github.com> Date: Fri, 25 Oct 2019 08:33:32 +0100 Subject: [PATCH] Update README.md --- README.md | 8 +++++--- 1 file changed, 5 insertions(+), 3 deletions(-) diff --git a/README.md b/README.md index 7d703f8..bd0f0bb 100644 --- a/README.md +++ b/README.md @@ -57,10 +57,8 @@ Where ParamSize = 00 - No parameter bytes Some extended instructions are under development (ie. LDIR) an exact opcode value and extended instruction set has not yet been fully defined. The GNU AS assembler will be updated with these instructions so they can be invoked within a C program and eventually if they have benefit to C will be migrated into the GCC compiler (ie. ADD32/DIV32/MULT32/LDIR/LDDR as from what I have seen, these will have a big impact on CoreMark/Dhrystone tests). -Implemented Instructions - -![alt text](https://github.com/pdsmart/ZPU/blob/master/ImplInstructions.png) +#####Instruction Set | Name | Opcode | | Description | |------------------|-----------|-----------|------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------| @@ -222,6 +220,10 @@ Implemented Instructions | NEQ | 47 | | pushIntStack((popIntStack() != popIntStack()) ? 1 : 0); | | NEG | 48 | | pushIntStack(-popIntStack()); | +#####Implemented Instructions + +![alt text](https://github.com/pdsmart/ZPU/blob/master/ImplInstructions.png) + #### Hardware Variable Byte Write In the original ZPU designs there was scope but not the implementation to allow the ZPU to perform byte/half-word/full-word writes. Either the CPU always had to perform 32bit Word aligned operations or it performed the operation in micro-code.