b32c9615e4
Proposal to restructure all the files and folders to keep things organized and similar to other cores.
51 lines
1.7 KiB
VHDL
51 lines
1.7 KiB
VHDL
--Legal Notice: (C)2018 Altera Corporation. All rights reserved. Your
|
|
--use of Altera Corporation's design tools, logic functions and other
|
|
--software and tools, and its AMPP partner logic functions, and any
|
|
--output files any of the foregoing (including device programming or
|
|
--simulation files), and any associated documentation or information are
|
|
--expressly subject to the terms and conditions of the Altera Program
|
|
--License Subscription Agreement or other applicable license agreement,
|
|
--including, without limitation, that your use is for the sole purpose
|
|
--of programming logic devices manufactured by Altera and sold by Altera
|
|
--or its authorized distributors. Please refer to the applicable
|
|
--agreement for further details.
|
|
|
|
|
|
-- turn off superfluous VHDL processor warnings
|
|
-- altera message_level Level1
|
|
-- altera message_off 10034 10035 10036 10037 10230 10240 10030
|
|
|
|
library altera;
|
|
use altera.altera_europa_support_lib.all;
|
|
|
|
library altera_mf;
|
|
use altera_mf.altera_mf_components.all;
|
|
|
|
library ieee;
|
|
use ieee.std_logic_1164.all;
|
|
use ieee.std_logic_arith.all;
|
|
use ieee.std_logic_unsigned.all;
|
|
|
|
entity sysid is
|
|
port (
|
|
-- inputs:
|
|
signal address : IN STD_LOGIC;
|
|
signal clock : IN STD_LOGIC;
|
|
signal reset_n : IN STD_LOGIC;
|
|
|
|
-- outputs:
|
|
signal readdata : OUT STD_LOGIC_VECTOR (31 DOWNTO 0)
|
|
);
|
|
end entity sysid;
|
|
|
|
|
|
architecture europa of sysid is
|
|
|
|
begin
|
|
|
|
--control_slave, which is an e_avalon_slave
|
|
readdata <= A_WE_StdLogicVector((std_logic'(address) = '1'), std_logic_vector'("01011011000101101111000000111011"), std_logic_vector'("00000000000000000000000000000000"));
|
|
|
|
end europa;
|
|
|